⚠︎ This job is no longer accepting applications.

Be the Candidate They Can't Ignore.

Don't just send a resume; set yourself up so the right work finds you.

  • Look like a pro instantly with a stunning personal brand.

  • Gain instant "Top Ten" status so you aren't just another name in a pile.

  • Wake up to booked meetings instead of "rejection" emails.

Join the Club — Free Forever
Job Closed

Sr. Analog IC Design Engineer - IVR Architecture Team

  • Source: Rippling
  • Rippling
  • $135,000 to $170,000 /yr
  • On-site
  • New York City
  • Full-Time
  • Senior

Job Description

About Ferric, Inc.

Ferric is a technology startup based in New York City that is pioneering an entirely new approach to power delivery for Integrated Circuits and Electronic Assemblies. This approach leverages Ferric’s integration of thin-film magnetic inductors with CMOS technology to enable a significant improvement in the integration density and efficiency of voltage regulators (VRs) compared with current commercially available technologies.

As a Ferric Analog IC Design Engineer on the IVR Architecture Team, you contribute to building the most advanced cutting edge integrated voltage regulators, leveraging Ferric’s industry-leading on-chip inductor technology. These products have applications ranging from KW-scale AI processors to ultra-low power Mobile platforms including wearable devices.

Your primary responsibilities include ownership of system architectures, defining specifications for system sub-blocks, and ensuring that the system design meets product target requirements.

Primary Responsibilities:

  • Drive system architecture design to optimize product performance targets such as efficiency, density, load current transient response, input supply rejection, and reference tracking performance for Ferric IVRs.
  • Identify specifications for sub-blocks within the overall system given system level requirements.
  • Maintain and implement various types of system-level models to pioneer novel power conversion and control solutions.
  • Perform system-level simulations and verification with a focus on performance prediction through bench correlation.
  • Design, simulation, and layout of analog IPs pertinent to IVRs as needed.
  • Champion system level performance goals across design, applications, and testing teams to ensure optimal results.

Minimum Qualifications:

  • MSEE with analog design experience.
  • Strong knowledge of control theory and stability analysis.
  • Strong knowledge of switching power converter design.
  • Deep knowledge of CMOS analog circuit design, knowledge of digital circuit design.
  • Experience with custom IC design flows and tools.

Preferred Qualifications:

  • BSEE + 8 years, MSEE + 5 years, or PhD + 2 years experience in power or RF IC design, or related field. Candidates demonstrating exceptional competency outside these ranges may be considered.
  • Experience designing high switching frequency integrated voltage regulators.
  • Experience designing ICs in standard CMOS. Exotic semiconductors are a plus.
  • Deep understanding of process and device physics concepts.
  • Familiarity with mixed signal verification methodologies.
  • Experience with Monte Carlo analysis.
  • Familiarity with analog design EDA tools such as Cadence Virtuoso, schematic capture, LVS, DRC, SPICE simulation, parasitic extraction, electromagnetics simulators.
  • Experience with bench-level validation, characterization, and debug of full ICs and IC sub-systems.
  • Languages: Verilog, Verilog-AMS, Python, Perl, Tcl, Cadence Skill, MATLAB, etc.

Desired Characteristics & Attributes:

  • Passionate, self-starter with strong commitment to relentless execution
  • Excellent written and verbal communication skills required
  • Ability and desire to proactively steer and coordinate design activities across a multidisciplinary design team.

Location:

  • New York, NY

Logistics:

  • Remote or in NYC office
  • Annual salary range for this position $135,000-170,000

Skills

  • scaleai
  • monte-carlo
  • cadence-virtuoso
  • Python
  • perl
  • MATLAB
  • rippling
This job is no longer accepting applications.

You missed this one - but you don't have to keep missing out. Try Club members get matched with open opportunities before they're gone, so you're always first in line, never last.

Join the Club — Free Forever
Create Free Account & Apply
  • Free personal website
  • Built-in Talent Agent
  • Apply to future jobs in 1 click
  • Get matched to similar roles
or
Apply as a guest this time

You'll apply successfully, but won't be able to track your application, save this job, or get matched to similar roles.

This listing is a publicly available opportunity curated by Try Club to help talent discover relevant roles. Try Club is an independent platform and is not affiliated with Rippling

Get Similar Jobs

Browse more similar roles on TRY and find your perfect match.

Show Me Similar Jobs

Stop Searching. Start Thriving.

Why waste time chasing leads when the perfect projects can find you?
With TRY, clients actively searching for professionals with your skills can discover you in seconds. Whether it's a quick gig or your dream role, we connect you with opportunities that matter.

  • Get found faster
  • Let projects come to you
  • Build a career on your terms

Take control of your career today.

Claim Free Website in 2 Minutes